From 3f47ede3d0a1aaf3a9176ab9c93b8d0e970388f2 Mon Sep 17 00:00:00 2001 From: Johannes Stoelp Date: Tue, 5 Dec 2023 00:56:58 +0100 Subject: insn: add additional insn required for the new tiny_vm example --- src/lib.rs | 59 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 59 insertions(+) (limited to 'src/lib.rs') diff --git a/src/lib.rs b/src/lib.rs index 0cc86fb..8348435 100644 --- a/src/lib.rs +++ b/src/lib.rs @@ -273,6 +273,42 @@ impl Asm { self.emit(&[opc, modrm]); } + /// Encode a memory-immediate instruction. + fn encode_mi(&mut self, opc: u8, opc_ext: u8, op1: MemOp, op2: T) + where + Self: EncodeMI, + { + // MI operand encoding. + // op1 -> modrm.rm + // op2 -> imm + let mode = match op1 { + MemOp::Indirect(..) => { + assert!(!op1.base().need_sib() && !op1.base().is_pc_rel()); + 0b00 + } + MemOp::IndirectDisp(..) => { + assert!(!op1.base().need_sib()); + 0b10 + } + }; + + let modrm = modrm( + mode, /* mode */ + opc_ext, /* reg */ + op1.base().idx(), /* rm */ + ); + + let prefix = >::legacy_prefix(); + let rex = >::rex(&op1); + + self.emit_optional(&[prefix, rex]); + self.emit(&[opc, modrm]); + if let MemOp::IndirectDisp(_, disp) = op1 { + self.emit(&disp.to_ne_bytes()); + } + self.emit(op2.bytes()); + } + /// Encode a memory-register instruction. fn encode_mr(&mut self, opc: u8, op1: MemOp, op2: T) where @@ -408,3 +444,26 @@ impl EncodeMR for Asm { } impl EncodeMR for Asm {} impl EncodeMR for Asm {} + +/// Encode helper for memory-immediate instructions. +trait EncodeMI { + fn legacy_prefix() -> Option { + None + } + + fn rex(op1: &MemOp) -> Option { + if op1.base().is_ext() { + Some(rex(false, 0, 0, op1.base().idx())) + } else { + None + } + } +} + +impl EncodeMI for Asm {} +impl EncodeMI for Asm { + fn legacy_prefix() -> Option { + Some(0x66) + } +} +impl EncodeMI for Asm {} -- cgit v1.2.3