1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
use super::Add;
use crate::{Asm, Imm16, Imm8, MemOp, Reg16, Reg32, Reg64};
impl Add<Reg64, Reg64> for Asm {
fn add(&mut self, op1: Reg64, op2: Reg64) {
self.encode_rr(&[0x01], op1, op2);
}
}
impl Add<Reg32, Reg32> for Asm {
fn add(&mut self, op1: Reg32, op2: Reg32) {
self.encode_rr(&[0x01], op1, op2);
}
}
impl Add<MemOp, Reg64> for Asm {
fn add(&mut self, op1: MemOp, op2: Reg64) {
self.encode_mr(0x01, op1, op2);
}
}
impl Add<MemOp, Reg16> for Asm {
fn add(&mut self, op1: MemOp, op2: Reg16) {
self.encode_mr(0x01, op1, op2);
}
}
impl Add<MemOp, Imm8> for Asm {
fn add(&mut self, op1: MemOp, op2: Imm8) {
self.encode_mi(0x83, 0, op1, op2);
}
}
impl Add<MemOp, Imm16> for Asm {
fn add(&mut self, op1: MemOp, op2: Imm16) {
self.encode_mi(0x81, 0, op1, op2);
}
}
impl Add<Reg64, MemOp> for Asm {
fn add(&mut self, op1: Reg64, op2: MemOp) {
self.encode_rm(0x03, op1, op2);
}
}
|
