aboutsummaryrefslogtreecommitdiffhomepage
path: root/src/insn/add.rs
diff options
context:
space:
mode:
authorJohannes Stoelp <johannes.stoelp@gmail.com>2024-12-06 22:17:01 +0100
committerJohannes Stoelp <johannes.stoelp@gmail.com>2024-12-06 22:17:01 +0100
commit36345d8ab93d23d9f94372863e3747a07222b6ce (patch)
tree9391cfc2149c74d82a551977fed9c8efcb565561 /src/insn/add.rs
parent7653ced7e8ce18b9ada2b666c63832007f8becf2 (diff)
downloadjuicebox-asm-36345d8ab93d23d9f94372863e3747a07222b6ce.tar.gz
juicebox-asm-36345d8ab93d23d9f94372863e3747a07222b6ce.zip
asm: add inc, xor insn and initial support for memory base+idx
Diffstat (limited to 'src/insn/add.rs')
-rw-r--r--src/insn/add.rs12
1 files changed, 12 insertions, 0 deletions
diff --git a/src/insn/add.rs b/src/insn/add.rs
index b8fe96c..d5312be 100644
--- a/src/insn/add.rs
+++ b/src/insn/add.rs
@@ -13,6 +13,12 @@ impl Add<Reg32, Reg32> for Asm {
}
}
+impl Add<MemOp, Reg64> for Asm {
+ fn add(&mut self, op1: MemOp, op2: Reg64) {
+ self.encode_mr(0x01, op1, op2);
+ }
+}
+
impl Add<MemOp, Reg16> for Asm {
fn add(&mut self, op1: MemOp, op2: Reg16) {
self.encode_mr(0x01, op1, op2);
@@ -24,3 +30,9 @@ impl Add<MemOp, Imm16> for Asm {
self.encode_mi(0x81, 0, op1, op2);
}
}
+
+impl Add<Reg64, MemOp> for Asm {
+ fn add(&mut self, op1: Reg64, op2: MemOp) {
+ self.encode_rm(0x03, op1, op2);
+ }
+}