aboutsummaryrefslogtreecommitdiffhomepage
path: root/src/lib.rs
Commit message (Collapse)AuthorAgeFilesLines
* asm: add initial support for memory operand only instructionsJohannes Stoelp2024-12-071-0/+39
| | | | * add dec, inc instruction for with memory operand
* asm: add inc, xor insn and initial support for memory base+idxJohannes Stoelp2024-12-061-0/+18
|
* asm: move into sub module; remove encode_riJohannes Stoelp2023-12-081-364/+2
|
* remove preludeJohannes Stoelp2023-12-071-4/+4
|
* insn: add additional insn required for the new tiny_vm exampleJohannes Stoelp2023-12-051-0/+59
|
* rt: extend runtime to allow adding multiple code blocksJohannes Stoelp2023-12-051-2/+2
|
* Updated doc commentsJohannes Stoelp2023-03-051-3/+109
|
* rename EncodeRI -> EncodeRJohannes Stoelp2023-02-281-14/+14
|
* Add minimal runtime to execute codeJohannes Stoelp2023-02-271-0/+1
|
* Add JMP, JZ, and LabelJohannes Stoelp2023-02-271-2/+46
|
* Add ADD, DEC, TEST, RET instructionsJohannes Stoelp2023-02-271-2/+22
|
* Move prelude to crate level and make publicJohannes Stoelp2023-02-271-9/+2
|
* Move instruction implementation in sub module and introduce insn preludeJohannes Stoelp2023-02-271-108/+2
|
* Add MOV testsJohannes Stoelp2023-02-271-2/+41
|
* Initial support for immediate operandsJohannes Stoelp2023-02-271-0/+84
|
* base version capable to emit different mov insnsJohannes Stoelp2023-02-261-0/+229
Experimenting with type system to detect invalid operands during compile time.